Technologist – Analog/Mixed-Signal Circuit Design Engineer
Company | Western Digital |
---|---|
Location | San Jose, CA, USA |
Salary | $Not Provided – $Not Provided |
Type | Full-Time |
Degrees | Master’s, PhD |
Experience Level | Expert or higher |
Description
Job Description
ESSENTIAL DUTIES AND RESPONSIBILITIES
- Technologists Analog/Mixed-Signal IC Design Engineer
- Circuit designer will be responsible for the design of high performance analog integrated circuits.
- Responsibilities include system, block and transistor level circuit design and simulation, layout supervision and verification, preparation of test plan for the test team, design characterization, reliability and yield assessment and modeling, simulation to bench and bench to test correlation, bench evaluation both at silicon level and at applications level, and documentation. Job responsibilities involve the ability to communicate at all levels and with cross functional teams and requires good verbal and written communications skills.
- Must have demonstrated track record of circuit innovation, be a team player, be adaptable, and accept criticism.
Qualifications
REQUIRED QUALIFICATION:
- MSEE with 12+ years, PH.D. 5-7+ years of experience in circuit design and development
- Must have experience in at least one preferably multiple area of full CMOS circuit design and development in:
- Baseband amplifiers, low noise amplifiers, wide bandwidth amplifiers
- High performance high resolution ADC and DAC
- High speed drivers and receivers, CDR, equalization
- Power management, LDO regulators and high stability references
- Must have experience in 40nm and below full CMOS technology
- Must have a demonstrable track record of successful design releases and mass production
- Must have thorough knowledge of industry standard EDA tools (Cadence, Mentor etc.)
- Experience with layout of high performance analog blocks such as analog to digital converters, references, digital to analog converters etc.
- Experience with floor planning, block level routing and top level chip routing
- Knowledge of high performance analog layout techniques, EM-IR and SOA considerations
SKILLS
- Experience working with distributed design teams a plus
- Must possess strong written and verbal communication skills
Benefits
Not Specified