Posted in

SOC Verification – Staff – ASICS Engineering

SOC Verification – Staff – ASICS Engineering

CompanyQualcomm
LocationAustin, TX, USA
Salary$Not Provided – $Not Provided
TypeFull-Time
DegreesBachelor’s, Master’s
Experience LevelSenior, Expert or higher

Requirements

  • Bachelor’s degree in Science, Engineering, or related field
  • Minimum 6+ years of design verification experience

Responsibilities

  • Develop Verification Plans: Understand design specifications and define the verification scope. Develop detailed test plans and verification infrastructure.
  • Execute Verification Tests: Implement and Execute verification test cases and debug complex issues. Implement and analyze System Verilog assertions and coverage (code, toggle, functional).
  • Collaborate with Teams: Work closely with architects, designers, and pre and post-silicon verification teams to accomplish tasks.
  • Innovate Solutions: Develop innovative solutions to verification challenges with minimal guidance. Ramp-up on new verification tools and methodologies. Explore innovative DV methodologies to continuously push the quality and efficiency of test benches.
  • Adhere to Standards: Maintain quality standards and best practices in test and verification processes.

Preferred Qualifications

  • Master’s degree in Science, Engineering, or related field
  • 8+ years industry experience with below skillset:
  • Good understanding of SystemVerilog/UVM based verification skills & experience with assertion & coverage-based verification methodology
  • Knowledge of SOC architecture, CPU architecture (ARM knowledge is helpful), DSP, AMBA Bus, DDR, GPU, Multimedia etc.
  • Knowledge of Power design, architecture, and verification requirements
  • Displays a passion for debugging and strong problem-solving abilities
  • Experience with scripting languages such as Perl, Python is a plus
  • Assertion coding and converging on Formal tools, is a plus