Skip to content
Signal Integrity Senior Principal Engineer
| Company | Dell Technologies |
|---|
| Location | Round Rock, TX, USA |
|---|
| Salary | $166600 – $215600 |
|---|
| Type | Full-Time |
|---|
| Degrees | Bachelor’s |
|---|
| Experience Level | Expert or higher |
|---|
Requirements
- 12+ year’s related experience, must include an understanding of transmission line theory and electromagnetic field theory, ability to read and understand technical data sheets, circuit schematics and mechanical drawings
- Experience in Signal Integrity tools and applications of 2D, 3D, and Power Integrity simulation tools
- Skilled in using advanced test and measurement equipment for Signal Integrity tasks
- Understanding of analogue and digital circuit theory and principles
- Experience in negotiating with customer regarding issues and ability to successfully persuade with solutions.
Responsibilities
- Work with key silicon and passive component suppliers to obtain information, documentation and models required to enable simulation of assigned interfaces and technologies. Develop, test and validate simulation models to ensure the accuracy of simulation results through correlation studies. Perform analysis of electrical designs and simulate viable routing, material, and interconnect solutions to define a ‘solution space’ and develop design constraints for new high-speed interfaces
- Devise optimized simulation strategies necessary to characterize worst case system conditions for high volume manufacturing and environmental variations. Work with Electrical Engineers, PCB Layout and other Simulation Engineers to develop and ensure appropriate delivery and compliance of recommended layout design constraints. Develop design and validation guidelines required to successfully implement new technologies and interfaces across a broad range of platforms and development partners across the Dell product portfolio
- Participate in design reviews for platforms being developed internal and external to Dell and provide guidance based on signal integrity rules and best practices
- Lead the development of electrical validation test plans for new technologies and assist in the resolution of signal integrity issues before they impact product delivery and/or quality
- Engage with key technology and strategic suppliers to co-develop platform guidelines and simulation tools and to collaborate on future technology directions and ecosystem challenges associated with high frequency interfaces and materials
Preferred Qualifications
- PCIe, DDR and Server design experience
- Bachelor’s degree in either electrical engineering or computer engineering
