Posted in

Senior SoC/RTL Design Engineer – ASICS Engineering

Senior SoC/RTL Design Engineer – ASICS Engineering

CompanyQualcomm
LocationSan Diego, CA, USA
Salary$150386 – $173400
TypeFull-Time
DegreesBachelor’s, Master’s
Experience LevelSenior

Requirements

  • Master’s Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field
  • Bachelor’s Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field and five (5) years of progressive experience in a related occupation
  • Any suitable combination of education, training or experience

Responsibilities

  • Independently plans, performs the moderately-defined responsibility for the digital architecture, design, Verilog RTL coding, implementation, and verification of next generation wireless and wired ASICs
  • Designs, verifies and delivers complex ASICs from functional specification to the final product
  • Investigates solutions for concept designs and evaluates architecture proposals
  • Responsible for high speed digital and mixed signal board design; including requirements gathering, schematic capture, component placement, layout review, production, verification and trouble-shooting
  • Performs component evaluation, circuit optimization, and unit level testing of mobile phone and other wireless designs in an engineering environment
  • Tests and debugs test platform hardware and digital circuit component level and RF debugging
  • Supports design engineers with the set-up and execution of complex tests and component evaluation related to base band designs
  • Performs circuit level debug, and provides feedback and assistance to design engineers by compiling test data into reports and presentations
  • Works closely and interacts with cross-functional teams to plan and execute verification and validation subsystems for integration into SoCs (System on Chip) for mobile applications
  • Designs hardware that meets the performance and power goals and adheres to the interface requirements while maintaining a scalable, reusable design that can be easily verified
  • Acts as a strong contributor at design reviews and project meetings

Preferred Qualifications

    No preferred qualifications provided.