Posted in

Senior Radar Algorithms and DSP Engineer

Senior Radar Algorithms and DSP Engineer

CompanyMach Industries
LocationHuntington Beach, CA, USA
Salary$180000 – $230000
TypeFull-Time
DegreesBachelor’s, Master’s, PhD
Experience LevelSenior, Expert or higher

Requirements

  • Bachelor’s degree in engineering, physics, applied mathematics or equivalent.
  • 5+ years of experience in embedded C/C++ programming, board bring-up, profiling, optimization, simulation, and various levels of testing (SW only, HW/SW integration, etc.)
  • 5+ years of experience in MATLAB or Python for scientific/mathematical problem solving as well as testing and data analysis.
  • Experience with radar systems trade-off, including antenna configuration and waveform selection
  • Experience with radar signal processing, including pulse compression, Doppler processing, C-FAR detection, tracking algorithms, digital beamforming, and MIMO-radar processing.

Responsibilities

  • Provide system analysis of radar systems.
  • Develop algorithms for the signal processing of radar or other RF sensors and simulate performance of these systems in complex battlefield environments.
  • Define algorithm blocks and their integration into the larger systems. Conduct end to end studies for algorithm development, tuning, and validation.
  • Prototype these algorithms in MATLAB/Python.
  • Implement these algorithms in C/C++ for programming of hardware.
  • Validate the algorithm/implementation and set up scripts to assist validation.

Preferred Qualifications

  • Master’s degree or PHD in electrical engineering, physics, applied mathematics or equivalent with 10+ years of relevant experience
  • Experience with stochastic signal processing, signal detection and estimation, HRTFs, crosstalk cancellation, dereverberation, blind deconvolution, direction of arrival estimation, machine learning and anomaly.
  • Signal processing intuition regarding time/frequency duality, implications of discrete time signal processing, and implementation details on fixed/floating point architectures.
  • Experience with FPGA is highly valued.