Skip to content
Senior ASIC Power Integrity Engineer
| Company | NVIDIA |
|---|
| Location | Westford, MA, USA |
|---|
| Salary | $136000 – $264500 |
|---|
| Type | Full-Time |
|---|
| Degrees | Bachelor’s, Master’s |
|---|
| Experience Level | Senior |
|---|
Requirements
- BSEE / MSEE or equivalent experience.
- Must have 5+ years of experience in power integrity engineering.
- Proficiency with industry-standard PI tools: Hands-on experience with tools such as Cadence, Ansys, or other EM simulation tools, including power delivery network (PDN) analysis and design.
- Ability to collaborate across teams: Strong communication and teamwork skills, with a track record of working closely with hardware and design teams to implement power delivery strategies.
- Adaptability and problem-solving skills: Ability to thrive in a dynamic, fast-paced environment where quick thinking and creative solutions are often required.
- Strong analytical and debugging skills.
- Proficiency using Python, Perl, Tcl, Make scripting is helpful.
Responsibilities
- Ensuring robust power integrity in physical design to optimize power delivery.
- Design and optimize physical design solutions for power integrity.
- Perform power integrity analysis and mitigation.
- Serve as the focal point for PI for partition owners.
- Collaborate with hardware and design teams on power delivery strategies.
- Apply tools and flow in advanced technology to achieve project development goals.
Preferred Qualifications
