Skip to content
RISC-V Soft CPU Design Engineer
| Company | Altera Corporation |
|---|
| Location | San Jose, CA, USA |
|---|
| Salary | $128900 – $186650 |
|---|
| Type | Full-Time |
|---|
| Degrees | Bachelor’s |
|---|
| Experience Level | Senior, Expert or higher |
|---|
Requirements
- Bachelor’s degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field
- 7+ years of Hardware Engineering (or related experience)
Responsibilities
- Performance exploration. Explore high performance strategies working with the CPU Architect team.
- Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification.
- RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals.
- Functional verification support. Help the design verification team execute on the functional verification strategy.
- Performance verification support. Help verify that the RTL design meets the performance goals.
- Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability.
Preferred Qualifications
- Microprocessor architecture including experience in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, prefetching, cache and memory subsystems
- Verilog and/or VHDL
- Experience with simulators and waveform debugging tools
- Logic design principles along with timing and FPGA resource implications
- High performance techniques and trade-offs in a CPU microarchitecture
- Scripting language (e.g., Perl or Python)
